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Abstract
Scientific applications often contain large computationally-intensive
parallel loops. Loop scheduling techniques aim to achieve load balanced
executions of such applications. For distributed-memory systems, exist-
ing dynamic loop scheduling (DLS) libraries are typically MPI-based, and
employ a master-worker execution model to assign variably-sized chunks
of loop iterations. The master-worker execution model may adversely
impact performance due to the master-level contention. This work pro-
poses a distributed chunk-calculation approach that does not require the
master-worker execution scheme. Moreover, it considers the novel fea-
tures in the latest MPI standards, such as passive-target remote memory
access, shared-memory window creation, and atomic read-modify-write op-
erations. To evaluate the proposed approach, five well-known DLS tech-
niques, two applications, and two heterogeneous hardware setups have
been considered. The DLS techniques implemented using the proposed
approach outperformed their counterparts implemented using the tradi-
tional master-worker execution model.
Keywords Dynamic loop scheduling; Distributed-memory systems;
Master-worker execution model; MPI; Passive-target remote memory ac-
cess.
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1 Introduction
Over the past decade, the increasing demand for computational power of sci-
entific applications played a significant role in the development of modern high
performance computing (HPC) systems. The advancements of modern HPC
systems at both, hardware and software levels, raise questions regarding the
benefits of these advantages for successful algorithms and techniques proposed
in the past. Algorithms and techniques may, therefore, need to be revisited
and re-evaluated to fully leverage the capabilities of modern HPC systems. Dy-
namic loop scheduling (DLS) techniques are important examples of successful
scheduling techniques proposed over the years. The DLS techniques are critical
for scheduling parallel loops that are the main source of parallelism in scien-
tific applications [1]. A large body of work on DLS was introduced between
the late 1980’s and the early 2000’s [2–8]. These DLS techniques were used
in several scientific applications to achieve a load balanced execution of loop
iterations. Several factors can hinder such a load balanced execution, and con-
sequently, degrade applications’ performance. Specifically, problem characteris-
tics, non-uniform input data sets, as well as algorithmic and systemic variations
lead to different execution times of each loop iteration. The DLS techniques are
designed to mitigate load imbalance due to the aforementioned factors.
Dynamic loop self-scheduling-based techniques such as, self-scheduling (SS)
[2], guided self-scheduling (GSS) [3], trapezoid self-scheduling (TSS) [4], fac-
toring (FAC) [5], and weighted factoring (WF) [6], constitute an important
category of DLS techniques. The distinguishing aspect of loop self-scheduling
is that whenever a processing element becomes available and requests work, it
obtains a collection of loop iterations (called a chunk) from a central work queue.
Each DLS technique uses a certain function to calculate chunk sizes.
Several implementations of self-scheduling-based techniques [8–12] employ
the master-worker execution model, and use the classical two-sided MPI com-
munication model. In the master-worker execution model, a processing el-
ement (called master) holds all the information required to calculate the
chunks and serves work requests from other processing elements (called work-
ers). Workers request new chunks once they become available, according to
the self-scheduling principle. The master-worker execution model highlights
an important performance-relevant detail concerning the implementation of
self-scheduling-based techniques; it centralizes the chunk-calculations at the
master. This centralization renders the master process a performance bot-
tleneck in three scenarios: (1) the master process has a decreased processing
capabilities; this may happen in heterogeneous systems, (2) the master process
receives a large number of concurrent work requests; this may happen in large-
scale distributed-memory systems, and (3) a combination of (1) and (2) may be
the case when executing on large-scale heterogeneous systems.
The current work proposes an approach to address the first execution sce-
nario described above. Intuitively, this scenario can be avoided by mapping the
master process to the processing element with the highest processing capabili-
ties. However, such a mapping may not always be guaranteed or feasible. For
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instance, system variations during applications’ execution may adversely affect
the computation or the communication capabilities of the master leading to
performance degradation.
The MPI-2 standard [13] introduced remote memory access (RMA) seman-
tics that were seldomly adopted in scientific applications because they had sev-
eral issues [14]. For instance, the unrestricted allocation of exposed-memory
regions makes the efficient implementation of one-sided functions extremely dif-
ficult. The MPI RMA model was significantly revised in the MPI-3 standard
and more performance-capable RMA semantics were introduced [15,16]. For
instance, MPI Win Allocate was introduced to restrict the memory allocation
and to allow more efficient MPI one-sided implementations. The performance
assessment of MPI RMA-based approaches has recently gained increased atten-
tion for different scientific applications [17–19].
The present work proposes a novel approach for developing DLS techniques
to execute scientific applications on distributed-memory systems. The proposed
approach distributes the chunk-calculation of the DLS techniques among all
processing elements. Moreover, the proposed approach is implemented using
the recent features offered by the MPI-3 standard, such as passive-target syn-
chronization, shared-memory window creation, and atomic read-modify-write
operations. The present work is significant for improving the performance of
various scientific applications, such as N-body simulations [20], Monte-Carlo
simulations, and computational fluid dynamics [7], that employ DLS techniques
on heterogeneous and large scale modern HPC systems. Moreover, the present
work provides insights for improving existing DLS libraries [10, 11] such that
they take advantage of modern HPC systems by exploiting the remote direct
memory access (RDMA) capabilities of modern interconnection networks.
The main contributions of this work are: (1) Proposal and implementation of
five DLS techniques with distributed chunk-calculation for distributed-memory
systems. (2) Evaluation of the benefit of using MPI one-sided communica-
tion and passive-target synchronization mode to implement the DLS tech-
niques: SS [2], GSS [3], TSS [4], FAC [5], and WF [6] against other existing
approaches [10,11,21].
The remainder of this work is organized as follows. Section 2 contains
a review of the selected DLS techniques, as well as of the relevant research
efforts on the different implementation approaches of DLS techniques for
distributed-memory systems. Also, the background on the MPI RMA model
is presented in Section 2. The proposed distributed chunk-calculation approach
and its execution model are introduced in Section 3. The design of experiments
and the experimental results are discussed in Sections 4 and 5, respectively. The
conclusions and the potential future work are outlined in Section 6.
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2 Background and Related Work
Loop Scheduling Loops are the richest source of parallelism in scien-
tific applications [1]. Computationally-intensive scientific applications spend
most of their execution time in large loops. Therefore, efficient scheduling
of loop iterations benefits scientific applications’ performance. In the cur-
rent work, five well-known DLS techniques: self-scheduling (SS) [2], guided
self-scheduling (GSS) [3], trapezoid self-scheduling (TSS) [4], factoring FAC [5],
and weighted factoring (WF) [6] are considered. These techniques are consid-
ered due to their competitive performance in different applications, and due
to the fact that they are at the basis of other DLS techniques. For instance,
trapezoid factoring self-scheduling (TFSS) [22] is based on TSS and FAC, while
adaptive weighted factoring (AWF) [7] and its variants [23] are derived from
FAC.
The common aspect of all selected DLS techniques is that new chunks of
iterations are assigned to processing elements once they become available and
request work. However, each of these DLS techniques employs a different func-
tion to calculate the size of the chunk to be assigned.
The notation used in the present work is given in Table 1. In the SS [2] tech-
nique, the assigned chunk, Ki, is always 1 loop iteration. Due to the fine-grained
Table 1: Notation used in the present work
Symbol Description
N Total number of loop iterations
P Total number of processing elements
S Total number of scheduling steps
B Total number of scheduling batches
i Index of current scheduling step, 0 ≤ i ≤ S − 1
b Index of currently scheduled batch, 0 ≤ b ≤ B − 1
Ri Remaining loop iterations after i-th scheduling step
Si
Scheduled loop iterations after i-th scheduling step
Si +Ri = N
lpstart
Index of currently executed loop iteration,
0 ≤ lpstart ≤ N − 1
K0 Size of the largest chunk
KS−1 Size of the smallest chunk
Ki Chunk size calculated at scheduling step i
pj Processing element j, 0 ≤ j ≤ P − 1
Wpj
Relative weight of processing element j, 0 ≤ j ≤ P − 1,∑P−1
j=0 Wpj = P
σ Standard deviation of the loop iterations’ execution times
µ Mean of the loop iterations’ execution times
Tp Parallel execution time of the entire application
T loopp Parallel execution time of the application’s parallelized loops
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partitioning of the loop iterations, SS can achieve a highly load balanced exe-
cution. However, it incurs a high scheduling overhead. GSS [3], TSS [4], and
FAC [5] outperform SS in terms of scheduling overhead, by assigning chunks of
decreasing size. In each scheduling step i, GSS uses a non-linear function to
calculate the chunk sizes. It divides the remaining loop iterations, Ri, by the
total number of processing elements, P .
TSS [4] employs a simplistic linear function to calculate the decreasing chunk
sizes using a fixed decrement. This linearity results in low scheduling overhead
in each scheduling step.
FAC [5] schedules the loop iterations in batches of P equally-sized chunks.
The initial chunk size of FAC is smaller than the initial chunk size of GSS. If more
time-consuming loop iterations exist at the beginning of the loop, GSS may not
balance their execution as efficiently as FAC. Unlike GSS and TSS, which cal-
culate the chunks deterministically, the chunk-calculation in FAC evolved from
comprehensive probabilistic analyses. To calculate an optimal chunk size, FAC
requires prior knowledge about the standard deviation, σ, of loop iterations’ ex-
ecution times and their mean execution time µ. A practical implementation of
FAC, denoted FAC2, does not require µ and σ, and assigns half of the remaining
work in every batch [5]. FAC2 evolved from the probabilistic analysis that gave
birth to FAC, and is considered in the current work.
WF [6] uses the FAC function to calculate the batch size. However, the pro-
cessing elements execute variably-sized chunks of this batch according to their
relative weights. The processor weights, Wpj , are determined prior to applica-
tions’ execution and do not change during the execution. The chunk-calculation
function of each technique is shown in Table 2.
Related Work Chronopoulos et al. introduced a distributed approach
for implementing self-scheduling techniques (DSS) [24]. The goal was to
Table 2: Chunk-calculation per loop self-scheduling technique
Technique Chunk-calculation
STATIC Ki =
⌈
N
P
⌉
.
SS Ki = 1.
GSS Ki =
⌈
Ri
P
⌉
, R0 = N .
TSS
Ki = Ki−1 −
⌊
K0−KS−1
S−1
⌋
, where
S =
⌈
2·N
K0+KS−1
⌉
, and
K0 =
⌈
N
2·P
⌉
,KS−1 = 1.
FAC2 Ki =
{ ⌈
Ri
2·P
⌉
, if i mod P = 0
Ri−1, otherwise.
WF Ki =
⌈
Wpj ×KFAC2i
⌉
.
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improve the performance of the self-scheduling techniques on heterogeneous
and distributed-memory resources. The proposed scheme was based on the
master-worker execution model, similar to the one illustrated in Figure 1a, and
was implemented using the classical two-sided MPI communication. The main
idea was to enable the master to consider the speed of the processing elements
and their loads when assigning new chunks. Chronopoulos et al. later en-
hanced the performance of the DSS scheme using a hierarchical master-worker
model, and proposed the hierarchical distributed self-scheduling (HDSS) [22]
that was similar to the one illustrated in Figure 1b. DSS and HDSS assume
a dedicated master configuration in which the master processing element is re-
served for handling the worker requests. Such a configuration may enhance the
scalability of the proposed self-scheduling schemes. However, it results in low
CPU utilization of the master. HDSS [22] suggested deploying the global-master
and the local-master on one physical computing node that has multiple process-
ing elements to overcome the low CPU utilization of the master (cf. Figure 1b).
Carin˜o et al. proposed a load balancing (LB) tool that integrated sev-
eral DLS techniques [11]. At the conceptual level, the LB tool is based on
a single-level master-worker execution model (cf. Figure 1a). However, it did
not assume a dedicated-master. It introduced the breakAfter parameter which
is user-defined and indicates how many iterations the master should execute
before serving pending worker requests. This parameter is required for dividing
the time of the master between computation and servicing of worker requests.
The optimal value of this parameter is application- and system-dependent. The
LB tool also employed the classical two-sided MPI communication.
Banicescu et al. proposed a dynamic load balancing library (DLBL) for
cluster computing [10]. The DLBL is based on a parallel runtime environment
for multicomputer applications (PREMA) [25]. Even though the DLBL was
the first library to utilize MPI one-sided communication, the active message
synchronization offered by PREMA required a master-worker model. In DLBL,
the master expects work requests. Then, it calculates the size of the chunk to
be assigned and, subsequently, calls a handler function on the worker side. The
worker is responsible for obtaining the data of the new chunk from the master
without any further involvement from the master.
Hierarchical loop scheduling (HLS) [12] was one of the earliest efforts to uti-
lize a hybrid MPI and OpenMP programming model to implement DLS tech-
niques. HLS employed a hierarchical master-worker execution model, and was
implemented using the classical two-sided MPI communication and OpenMP
threads. Unlike HDSS [22], HLS distributes the local masters across all phys-
ical computing nodes (cf. Figure 1c). The local masters communicate with
the global master to request a new chunk when they have no more iterations
to distribute between their workers. The main limitation of HLS is that the
OpenMP worker threads distribute the work using the #pragma omp parallel
region without the explicit use of the nowait clause. This incurs implicit local
synchronization at the OpenMP level on local masters.
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MPI RMA Model In MPI, the memory of each process is by default pri-
vate, and other processes cannot directly access it. The MPI RMA model al-
lows MPI processes to publicly expose different regions of their memory, called
windows. One MPI process (origin) can directly access a memory window with-
out any involvement of the other (target) process that owns the window. The
MPI RMA has two synchronization modes: passive- and active-target. In the
active-target synchronization, the target process determines the time bound-
aries, called epochs, when its window can be accessed. In the passive-target
synchronization, the target process has no time limits when its window can be
accessed. The present work focuses on the passive-target synchronization be-
cause it requires a minimal amount of synchronization, and it efficiently allows
the greatest overlap of computation and communication. Moreover, it yields
the development of DLS techniques for distributed-memory systems to be very
similar to their original implementations for shared-memory systems.
3 The Proposed Approach
The main challenge to design a distributed chunk-calculation approach is asso-
ciated with the chunk-calculation functions of the DLS techniques. To calculate
the current chunk to be assigned, these functions (except for SS) require either
the value of the remaining loop iterations Ri or the value of the previous chunk
Ki−1 (cf. Table 2). Therefore, the chunks have to be calculated in a sequential
manner, i.e., two chunks cannot be calculated simultaneously because the values
of Ri and Ki−1 change after each chunk-calculation. This serialization perfectly
fits any master-worker-based execution approach because the master serves one
request at a time, and consequently, the chunk-calculation can be performed in
a centralized and sequential fashion.
The approach proposed in this work introduces certain transformations
of the respective chunk-calculation functions from Table 2, such that the
chunk-calculation depends only on the index of the last scheduling step i. These
transformations are shown below in Equations 1-3.
GSS: K ′i =
⌈(
P − 1
P
)i
· N
P
⌉
(1)
TSS: K ′i = K0 − i ·
⌊
K0 −KS−1
S − 1
⌋
(2)
FAC2: K ′i =
⌈(
1
2
)inew
· N
P
⌉
, inew =
⌊
i
P
⌋
+ 1 (3)
For GSS and FAC, the transformations were already introduced in the lit-
erature [5]. For TSS, the mathematical derivation of the transformation is as
follows. Given that S, K0, and KS−1 are constants, the TSS equation in Table 2
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can be represented as follows.
Ki = Ki−1 − C,where C is a constant value. (4)
C = bK0 −KS−1
S − 1 c (5)
Calculating K1, K2, K3, ... Ki using Equation 4
K1 = K0 − C (6)
K2 = K1 − C = (K0 − C)− C = K0 − 2 · C (7)
K3 = K2 − C = (K0 − 2 · C)− C = K0 − 3 · C (8)
Ki = K0 − i · C (9)
Ki = K0 − i · bK0 −KS−1
S − 1 c = K
′
i (10)
WF uses the chunk-calculation function of FAC and can naturally inherit the
transformed FAC function.
The proposed approach uses Equations 1-3 to distribute the
chunk-calculation across all processing elements. Thus, only one process-
ing element (called coordinator) stores index of the last scheduling step i and
the index of the last scheduled loop iteration lpstart.
Figure 2 illustrates the main steps of the proposed distributed
chunk-calculation approach:
Step 1. the processing element pj obtains a copy of the last scheduling step
index, i, and atomically increments the global i by one.
Step 2. pj only uses its local copy of i (before the increment) to calculate Ki
with the function of the selected DLS technique (Equations 1-3).
Step 3. pj obtains a copy of the last loop index start, lpstart, and atomically
accumulates the size of the calculated chunk, Ki, into it.
Finally, pj executes loop iterations between lpstart (before accumulation)
and min(lpstart +Ki, N). The atomic operations in Steps 1 and 3 guarantee
the exclusive access to i and lpstart.
The MPI RMA model provides the necessary function calls that can be used
in the implementation of the proposed approach. For instance, the coordinator
MPI process can use MPI Win create to expose the shared variables, such as i
and lpstart, to all other MPI processes. The passive-target synchronization mode
(MPI Win lock(MPI LOCK SHARED)) can be used with certain MPI atomic opera-
tions, such as MPI Get accumulate, to grant the exclusive access to i and lpstart
by all MPI processes. For more information regarding the implementation, the
reader is referred to the code that is developed under the LGPL license and
available online [26].
Figure 3 illustrates the DLS execution using the proposed distributed
chunk-calculation approach. The calculation of chunks K0 and K1 is distributed
between processors p0 and p1. The time required to calculate K0 overlaps with
the time taken to calculate K1. In the traditional master-worker execution
11
p0 p1p0 pp-1... 
Last scheduling step i
(1)Get a copy of i
and increment the original i by 1
(3) Get a copy of lpstart
and increment the original lpstart
by Ki
(3) Get a copy of lpstart
and increment the original lpstart
by Ki
Last start loop index lpstart
(1)Get a copy of i
and increment the original i by 1
(2) Calculate
Ki
(2) Calculate 
Ki
LEGEND
Coordinator
Busy worker Atomic operationsPhysical compute node
Chunk-calculationAvailable and requesting worker Memory region
Memory ownership relation
Figure 2: The proposed distributed chunk-calculation approach using MPI RMA
and passive-target synchronization.
model, there is no such overlap since all the chunk calculations are centralized
and performed by the master in sequence. The time required to serve the first
work request (including chunk-calculation and chunk-assignment) delays the
second work request. Moreover, the time required to serve the work requests is
proportional to the processing capabilities of the master processor, which may
result in additional delays as discussed in Section 1.
The proposed distributed chunk-calculation approach may result in a differ-
ent ordering of assigning and executing loop iterations compared to the tradi-
tional master-worker execution model. For instance, when GSS is the chosen
scheduling technique in Figure 3 and N = 10, p0 obtains a local copy of the
last scheduling index i = 0 at t4. Also, p1 obtains at t5 a local copy of the
last scheduling index i = 1. Both, p0 and p1 use their copies of i and calculate
K0 = 5 and K1 = 3, respectively. The proposed approach does not guarantee
that p0 and p1 will execute loop iterations from lpstart = 0 to lpstart = 4 and
lpstart = 5 to lpstart = 7. Figure 3 shows the case when the chunk-calculation
on p0 is longer than on p1, and results in assigning p1, loop iterations be-
tween lpstart = 0 and lpstart = 2, while p0 is assigned loop iterations between
lpstart = 3 and lpstart = 7. Given that DLS techniques address, by design, in-
dependent loop iterations with no restrictions on the monotonicity of the loop
execution, the proposed approach does not affect the correctness of the loop
execution.
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t2t1 t3 t4 t5 t6t0
p0
p1
Get a copy of i (i = 0)
and increment the original i
by 1 
Get a copy of i (i = 1)
and increment the original i
by 1 
Calculate K0
Calculate K1
Get a copy of lpstart (lpstart = 0)
and increment the original 
lpstart by K1
Get a copy of lpstart
(lpstart = K1) and 
increment the original 
lpstart by K0
t7 t8 t9 t10 t11 …
Figure 3: Schematic execution of the proposed distributed chunk-calculation
approach on two processors that calculate one chunk each.
4 Design and Setup of Experiments
In the present work, the performance of two different implementations of DLS
techniques is assessed. The first implementation, denoted One Sided DLS, em-
ploys the proposed distributed chunk-calculation approach and uses one-sided
MPI communication in the passive-target synchronization mode. The sec-
ond implementation, denoted Two Sided DLS, employs a master-worker model
and uses the two-sided MPI communication. Both implementations assume
a non-dedicated coordinator (or a non-dedicated master) processing element.
Selected Applications Two computationally-intensive parallel applications
are considered in this study. The first application, called PSIA [27], uses a
parallel version of the well-known spin-image algorithm (SIA) [28]. SIA converts
a 3D object into a set of 2D images. The generated 2D images can be used as
descriptive features of the 3D object. The second application calculates the
Mandelbrot set [29]. The Mandelbrot set is used to represent geometric shapes
that have the self-similarity property at various scales. Studying such shapes is
important and of interest in different domains, such as biology, medicine, and
chemistry [30].
Both applications contain a single large parallel loop that dominates their
execution times. Dynamic and static distributions of the most time-consuming
parallel loop across all processing elements may enhance applications’ perfor-
mance. The pseudocodes of both applications listed in Algorithm 1 and 2.
Table 3 summarizes the execution parameters used for both selected appli-
cations. These parameters were selected empirically to guarantee a reasonable
average iteration execution time that is larger than 0.2 seconds.
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ALGORITHM 1: Parallel spin-image calculations. The main loop is
highlighted in the blue color.
1 spinImagesKernel (W, B, S, OP, M);
Inputs : W: image width, B: bin size, S: support angle,
OP: list of 3D points, M: number of spin-images
Output: R: list of generated spin-images
2 for i = 0 → M do
3 P = OP[i];
4 tempSpinImage[W, W];
5 for j = 0 → length(OP ) do
6 X = OP[j];
7 npi = getNormalVector(P);
8 npj = getNormalVector(X);
9 if acos(npi · npj) ≤ S then
10 k =
⌈
W/2− npi · (X − P )
B
⌉
;
11 l =
⌈ √||X − P ||2 − (npi · (X − P ))2
B
⌉
;
12 if 0 ≤ k < W and 0 ≤ l < W then
13 tempSpinImage[k, l]++;
14 end
15 end
16 end
17 R.append(tempSpinImage);
18 end
14
ALGORITHM 2: Mandelbrot set calculations. The main loop is high-
lighted in the blue color.
1 mandelbrotSetCalculations (W, T);
Inputs : W: image width, CT: Conversion Threshold
Output: V: Visual representation of mandelbrot set calculations
2 for counter = 0 → W 2 do
3 x = counter / W;
4 y = counter mod W;
5 c= complex(x min + x/W*(x max-x min) , y min +
y/W*(y max-y min));
6 z = complex(0,0) ;
7 for k = 0→ CT OR |z|<2.0 do
8 z = z4 + c;
9 end
10 if k = CT then
11 set V (x, y) to black;
12 else
13 set V (x, y) to blue;
14 end
15 end
Table 3: Execution parameters of both selected applications
Application Input Size Output size Other parameters [21,30]
PSIA 800,000 3D points [31] 288,000 images
5x5 2D image
bin-size = 0.01
support-angle = 2
Mandelbrot No input data One image
image-width = 1152x1152
number of iterations = 1000
Z exponent = 4
15
Hardware Platform Specifications Two types of computing resources are
used in this work. The first type, denoted KNL, refers to standalone Intel
Xeon Phi 7210 manycore processors with 64 cores, 96 GB RAM (flat mode
configuration), and 1.3 GHz CPU frequency. The second type, denoted Xeon,
refers to two-socket Intel Xeon E5-2640 processors with 20 cores, 64 GB RAM,
and 2.4 GHz CPU frequency.
These platform types are part of a fully-controlled computing cluster that
consists of 26 nodes: 22 KNL nodes and 4 Xeon nodes. All nodes are inter-
connected in a non-blocking fat-tree topology. The network characteristics are:
Intel Omni-Path fabric, 100 GBit/s link bandwidth, and 100 ns network latency.
Each KNL node has one Intel Omni-Path host fabric interface adapter. Each
Xeon node has two Intel Omni-Path host fabric interface adapters. All host
fabric adapters use a single PCIe x16 100 Gbps port. As this computing cluster
is actively used for research and educational purposes, only 40% of the cluster
could be dedicated to the present work, at the time of writing, specifically 288
cores out of the total 696 available cores.
In the present work, the total number of cores is fixed to 288 cores, whereas,
the ratio between the KNL and the Xeon cores is varied. Two ratios have been
considered: 2:1 represents the case when the KNL cores are the dominant type
of computing resources, and 1:2 represents the complementary case where the
Xeon cores are the dominant computing resources. Table 4 illustrates these two
ratios. Also, 48 KNL cores and 16 Xeon cores per node are used, while the
remaining cores on each node were left for other system-level processes.
Mapping of the Coordinator (or the Master) Process to a Certain
Core Two mapping scenarios are considered for the assessment of the pro-
posed One Sided DLS approach vs. the Two Sided DLS approach. In the
first mapping scenario, the process that plays the role of the coordinator for
One Sided DLS or the role of the master for Two Sided DLS is mapped to a
KNL core. The CPU frequency of a single KNL core is 1.3 GHz, while the CPU
frequency of a single Xeon core is 2.4 GHz. Therefore, this mapping represents a
case when the coordinator (or the master) process is mapped to one of the cores
that has the lowest processing capabilities. In the second mapping scenario,
the process that plays the role of the coordinator (or the master) is mapped to
a Xeon core, which is the most powerful processing element in the considered
system. Comparing the results of both scenarios shows the adverse impact of
reduced processing capabilities of the master on the performance of the DLS
techniques using Two Sided DLS. On the contrary, the same mapping for the
coordinator process did not affect the performance of the DLS techniques using
Table 4: Ratios between the KNL and Xeon cores
Ratio KNL cores Xeon cores Total cores
2:1 192 96 288
1:2 96 192 288
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One Sided DLS.
5 Results and Discussion
The straightforward parallelization (STATIC) is used as a baseline to assess
the performance of the selected DLS techniques on the target heterogeneous
computing platform. STATIC assigns dN/P e loop iterations to each processing
element. The considered implementation of STATIC follows the self-scheduling
execution model where every worker obtains a single chunk of size dN/P e loop
iterations at the beginning of the application execution. By employing STATIC,
the percentage of the parallel execution time of the selected applications’ main
loops T loopp are 98% and 99.4% of the parallel execution times for PSIA and
Mandelbrot, respectively. Such high percentages show that the performance of
both applications is dominated by the execution time of the main loop. Hence,
for the remaining results in this section, the analysis concentrates on the parallel
loop execution time, T loopp . All experiments were repeated 20 times and the
median results are reported in all figures.
For the PSIA application, Figure 4a shows that SS, GSS, and TSS im-
plemented with One Sided DLS outperformed their respective versions using
Two Sided DLS. For instance, when the ratio of the KNL cores to the Xeon
cores was 2:1, the parallel loop execution time, T loopp , of SS required 109 and
233 seconds with One Sided DLS and Two Sided DLS, respectively. Similarly,
when the ratio was 2:1, the parallel loop execution time, T loopp , of GSS and TSS
increased from 185 and 125 seconds to 236 and 136 seconds, respectively.
When the ratio was 1:2, the total processing capabilities of the system in-
creased because the number of Xeon cores increased. However, the parallel loop
execution time, T loopp , of SS, GSS, and TSS implemented using Two Sided DLS
did not take the advantage of increasing the total number of Xeon cores. For in-
stance using One Sided DLS, changing the ratio from 2:1 to 1:2 reduced the T loopp
of SS from 109 to 68.5 seconds. FAC and WF behaved similarly using both,
One Sided DLS and Two Sided DLS.
The performance degradation of the DLS techniques with Two Sided DLS
is due to mapping the master to a KNL core, which has the lowest process-
ing capabilities (cf. Section 4). Recall that in Two Sided DLS, the master is
responsible for serving work requests, and therefore, it has to divide the time
between serving the work requests and performing its own chunks. Therefore,
if the master has a lower processing capabilities than the other processes, it
becomes a performance bottleneck. Also, recall that One Sided DLS is designed
to addresses this scenario (Sections 1 and 3). The coordinator process executes
its own chunks, and is not responsible for the calculation and the allocation of
the chunks to the other processes.
Figure 4b shows that the DLS techniques with One Sided DLS perform com-
parably to their versions with Two Sided DLS. For instance using the ratio 2:1,
the One Sided DLS implementation of SS, GSS, TSS, FAC2, and WF required
108, 177, 125, 125, and 110 seconds, respectively. The Two Sided DLS imple-
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mentation of the same techniques required 105, 175, 135.6, 125, and 106.45
seconds, respectively. Also, using the ratio 2:1, the DLS techniques behaved
similarly regardless of their implementation approach.
For the Mandelbrot application, Figure 5 confirms the same performance
advantages of the proposed approach as for the PSIA application. The DLS
techniques implemented with One Sided DLS performed equally whether the
coordinator was mapped to a KNL core or to a Xeon core. The performance
of certain DLS techniques with Two Sided DLS degraded when the master was
mapped to a KNL core compared to their performance when the master was
mapped to a Xeon core.
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Figure 4: Performance of the proposed approach vs. the existing master-worker
based approach for the PSIA. The x-axis represents the two ratios between the
KNL cores and the Xeon cores.
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Overall, Figures 4 and 5 highlight two important observations. First ob-
servation: The performance variation for executing a certain experiment using
the One Sided DLS approach is higher than the performance variation when ex-
ecuting the same experiment using the Two Sided DLS approach. The reason
behind such variation is the manner in which concurrent messages are imple-
mented at the MPI layer in One Sided DLS and Two Sided DLS. In the current
work, the Intel MPI is used to implement both approaches, One Sided DLS
and Two Sided DLS. Intel MPI uses the Lock Polling strategy to implement
MPI Win lock in which the origin process repeatedly issues lock-attempt mes-
sages to the coordinator process until the lock is granted [16]. On the contrary,
Two Sided DLS uses the MPI Send, MPI Recv and MPI Iprobe functions. For In-
tel MPI, in the case of simultaneous sends of multiple work requests to the mas-
ter process, the master checks the outstanding work requests using MPI Iprobe,
and serves them by giving priority to the request of the process with the small-
est MPI rank. The One Sided DLS has a high probability to grant the lock to
different MPI processes at each trial, whereas, Two Sided DLS always prioritizes
requests from the process with the smallest MPI rank. The GSS has the largest
non-linear decrement among the decrements of the selected DLS techniques.
Therefore, GSS is highly-sensitive to the chunk-assignment.
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Figure 5: Performance of the proposed approach vs. the existing master-worker
based approach for the Mandelbrot set. The x-axis represents the two ratios
between the KNL cores and the Xeon cores.
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Second observation: FAC and WF exhibit a reduced sensitivity to mapping
the master to a KNL or to a Xeon core. This low sensitivity could be due to
the factoring-based nature of these techniques. Among all the assessed DLS
techniques, FAC2 and WF assign chunks in batches, which increases the pos-
sibility for the master to have chunks of the same size as the other processing
elements. However, further analysis is needed to better understand such reduced
sensitivity.
6 Conclusion and Future Work
A number of DLS techniques has been revisited and re-evaluated in light of and
to enable them to benefit from the significant advancements in modern HPC
systems, both at hardware and software levels. A distributed chunk-calculation
approach (One Sided DLS) has been proposed herein and is implemented using
the MPI RMA and atomic read-modify-write operations with passive-target
synchronization mode. The One Sided DLS approach performs competitively
against existing approaches, such as Two Sided DLS that uses MPI two-sided
communication and employs the conventional master-worker execution model.
One Sided DLS has the potential to alleviate the master-worker level contention
of Two Sided DLS in large-scale HPC systems.
The present work revealed interesting aspects, planned as future work.
The performance of the two approaches considered herein, One Sided DLS and
Two Sided DLS, is planned to be assessed with additional applications. Specifi-
cally, the applications that require the return of the intermediate results upon
the execution of each chunk of work. These applications will help to assess the
impact of the data distribution on the One Sided DLS approach. The scalability
aspect of the proposed One Sided DLS approach also requires further study and
analysis.
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